浜烘墠鎷涜仒
鏈夊績浠殑鑱屼綅鍚楋紵蹇潵鍔犲叆鎴戜滑鍚э紒
鐐瑰嚮鑱屼綅閾炬帴锛岃繘鍏ユ懇灏旂簿鑻憋紙鑺捣姣嶅叕鍙革級缃戠珯锛屼竴閿湪绾挎姇閫掞紒
鑱屼綅鍚嶇О 瀛﹀巻瑕佹眰 宸ヤ綔缁忛獙瑕佹眰 钖祫 鎵鍦ㄥ煄甯 鍙戝竷鏃堕棿
FPGA Verification Engineer 聽鏈浠ヤ笂 聽3骞翠互涓 聽21.6K-43.2K 聽涓婃捣 2017-09-18
Layout Design Engineer 聽聽鏈浠ヤ笂 聽3骞翠互涓 18K-36K 聽涓婃捣/鍖椾含 2017-09-18
DFT璁捐宸ョ▼甯/缁忕悊 聽鏈浠ヤ笂 聽3骞翠互涓 聽24K-48K 聽涓婃捣/娣卞湷/瑗垮畨 聽2017-09-18
BIST Logic Design Engineer 鏈浠ヤ笂 聽3骞翠互涓 25K-40K 涓婃捣 2017-09-18
Logic Verification Engineer/Manager 聽鏈浠ヤ笂 3骞翠互涓 聽21.6K-42K 聽涓婃捣/鍖椾含 聽2017-09-18
Backend Design Engineer/PR/PD 聽鏈浠ヤ笂 聽3骞翠互涓 聽24K-48K 聽涓婃捣 2017-09-18
閿鍞粡鐞/鎬荤洃 聽聽鏈浠ヤ笂 聽3骞翠互涓 聽16.7K-33.3K+閿鍞彁鎴 聽涓婃捣銆佹繁鍦炽佸寳浜佸崡浜佸悎鑲ャ佹垚閮姐佽タ瀹 2017-09-27
鎷涜仒椤鹃棶 鏈浠ヤ笂 聽涓嶉檺 5K-7K 鍚堣偉 2018-01-09
鍟嗗姟琛屾斂涓撳憳 鏈浠ヤ笂 聽3骞翠互涓 6K-12K 鍚堣偉 2018-01-09
聽鑺墖璁捐鏈嶅姟閿鍞粡鐞/鎬荤洃 鏈浠ヤ笂 聽3骞翠互涓 20K-40K 涓婃捣/娣卞湷/鍖椾含/鍗椾含/鍚堣偉/

鎴愰兘/瑗垮畨

2018-01-09
鏁板瓧楠岃瘉宸ョ▼甯 鏈浠ヤ笂 聽3骞翠互涓 12K-20K 涓婃捣/鍖椾含/娣卞湷/鑻忓窞 2018-01-09
聽DFT宸ョ▼甯 鏈浠ヤ笂 聽3骞翠互涓 20K-40K 涓婃捣/鍖椾含/鍚堣偉 2018-01-09

鍏徃绂忓埄

鑺捣涓哄憳宸ユ彁渚涢潪甯告湁绔炰簤鍔涘拰鍏ㄩ潰鐨勮柂閰鍒╋紝闄や簡鍥藉鐨勬硶瀹氫紤鍋囧拰浜旈櫓涓閲戝锛屾垜浠繕鎻愪緵绂忓埄骞翠紤鍋囷紝涓板帤鐨勪綇鎴胯ˉ璐村拰琛ュ厖鍟嗕笟淇濋櫓銆傚叾浠栫鍒╋細骞村害鍋ュ悍浣撴锛屼氦閫氳ˉ璐达紝鍔犵彮琛ヨ创锛岄楗ˉ璐达紝骞村害鏃呮父锛屽洟闃熸椿鍔ㄧ瓑

鑱旂郴鎴戜滑锛021-51137888 sales@chipsea-design.com涓婃捣甯傛郸涓滄柊鍖鸿崳绉戣矾118鍙2鍙锋ゼ
澶囨/璁稿彲璇佺紪鍙凤細娌狪CP澶14012158 copyrght@2019 chipsea-design All Rights Reserved